

THE CLAIMS

What is claimed is:

- 1 1. An apparatus comprising:
 - 2 multiprocessing circuitry to provide a plurality of processing elements;
 - 3 a machine check abort handling mechanism to quiet the plurality of
 - 4 processing elements in response to a machine check abort exception
 - 5 condition, and to permit at least one processing element of the plurality of
 - 6 processing elements to execute a first exception handler responsive to the
 - 7 machine check abort exception condition and to attempt a recovery.
- 1 2. The apparatus of Claim 1 wherein the machine check abort handling
 - 2 mechanism permits a second processing element of the plurality of
 - 3 processing elements to continue execution responsive to the attempted
 - 4 recovery of said at least one processing element being a success.
- 1 3. The apparatus of Claim 1 wherein the plurality of processing elements are
 - 2 quieted by permitting scheduled operations to complete.
- 1 4. The apparatus of Claim 3 wherein the scheduled operations are permitted to
 - 2 complete as a result of each the plurality of processing elements executing a
 - 3 HALT instruction.

1 5. The apparatus of Claim 1 which, wherein the machine check abort handling
2 mechanism permits a second processing element to execute a second
3 exception handler responsive to the identified machine check abort exception
4 condition.

1 6. The apparatus of Claim 5 wherein the execution of the first exception handler
2 by said at least one processing element is mutually exclusive to the execution
3 of the second exception handler by the second processing element.

1 7. The apparatus of Claim 6, wherein the machine check abort handling
2 mechanism synchronizes said at least one processing element and the
3 second processing element responsive to the attempted recovery of said at
4 least one processing element being a success.

1 8. The apparatus of Claim 6 wherein the mutually exclusive execution is
2 accomplished through use of a semaphore.

1 9. The apparatus of Claim 6 wherein the identified machine check abort
2 exception condition involves a resource shared by said at least one
3 processing element and said second processing element.

1 10. The apparatus of Claim 9, wherein said at least one processing element and
2 said second processing element arbitrate for access to the shared resource.

1 11. An apparatus comprising:
2 multiprocessing circuitry to provide a plurality of processing elements;
3 a machine check abort handling mechanism to quiet the plurality of
4 processing elements responsive to a machine check abort exception
5 condition;
6 a first processing element of the plurality of processing elements to
7 attempt a recovery responsive to the machine check abort exception
8 condition; and
9 a second processing element of the plurality of processing elements to
10 continue execution responsive to the attempted recovery of the first
11 processing element being a success.

1 12. The apparatus of Claim 11 wherein the processing elements are quieted as a
2 result of each the plurality of processors executing a HALT instruction.

1 13. The apparatus of Claim 11 wherein the second processor is also to attempt a
2 second recovery responsive to the machine check abort exception condition.

1 14. The apparatus of Claim 13 wherein the first processor and the second
2 processor synchronize responsive to a success with respect to the attempted
3 recovery of the first processing element.

1 15. The apparatus of Claim 13 wherein the attempted recovery of the first
2 processing element is mutually exclusive to the attempted second recovery of
3 the second processing element.

1 16. The apparatus of Claim 15 wherein the mutually exclusive attempted
2 recoveries are accomplished through use of a semaphore.

1 17. The apparatus of Claim 15 wherein the machine check abort exception
2 condition involves a resource shared by the first processing element and the
3 second processing element.

1 18. The apparatus of Claim 17 wherein the first processor and the second
2 processor arbitrate for access to the shared resource.

1 19. A system comprising:
2 multiprocessing circuitry to provide a plurality of processing elements;
3 communication circuitry to signal the plurality of processing elements to
4 quiet activity, said signal being responsive to a machine check abort
5 exception condition; and
6 one or more storage medium accessible at least to a first processing
7 element of the plurality of processing elements, said one or more storage
8 medium having an executable exception handler stored thereon, which, when
9 accessed by the first processing element, causes the first processing

10 elements to check error conditions responsive to the machine check abort
11 exception condition, and to attempt a recovery.

1 20. The system of Claim 19 further comprising:

2 a synchronization mechanism to permit the plurality of processing
3 elements to continue execution if said attempted recovery is a success.

1 21. The system of Claim 20 wherein the synchronization mechanism is further to
2 arbitrate among the plurality of processing elements for access to a shared
3 resource.

1 22. The system of Claim 21 wherein the synchronization mechanism comprises a
2 semaphore control mechanism.

1 23. The system of Claim 19 wherein the communication circuitry comprises a
2 broadcast network to broadcast the machine check abort exception condition
3 to signal the plurality of processing elements.

1 24. The system of Claim 19 being fabricated on a single die.

1 25. The system of Claim 19 wherein the plurality of processing elements may
2 have mutually exclusive access to the executable exception handler to

3 provide mutually exclusive handling of the machine check abort exception
4 condition.

1 26. A system comprising:

2 multiprocessing circuitry to provide a plurality of processing elements;
3 communication circuitry to signal the plurality of processing elements to
4 quiet activity, said signal being responsive to a machine check abort
5 exception condition; and
6 a synchronization mechanism to permit the first plurality of processing
7 elements to continue activity upon a successful recovery from the machine
8 check abort exception condition.

1 27. The system of Claim 26 further comprising one or more storage medium
2 having an executable code stored thereon which, when executed by one or
3 more of the plurality of processing elements, causes the one or more of the
4 plurality of processing elements to check error conditions responsive to the
5 machine check abort exception condition, and to attempt a recovery.

1 28. The system of Claim 27 wherein the identified machine check abort exception
2 condition involves a resource shared by two or more of the plurality of
3 processing elements.

1 28. The system of Claim 27 wherein the identified machine check abort exception
2 condition involves a resource shared by two or more of the plurality of
3 processing elements.

1 29. The system of Claim 27 wherein the executable code comprises an
2 executable exception handler and the plurality of processing elements may
3 have mutually exclusive access to the executable exception handler to check
4 error conditions responsive to the machine check abort exception condition,
5 and to attempt the recovery.

1 30. The system of Claim 26 being fabricated on a single die.